

JCT'18 U.S. PTO
10/06/2001
10006303

U.S. UTILITY Patent Application

P

PATENT NUMBER and
ISSUE DATE

APPL NUM 10006303	FILING DATE 12/06/2001	CLASS 430	SUBCLASS 211	GAU 2828	EXAMINER Mandwa
----------------------	---------------------------	--------------	-----------------	-------------	--------------------

**APPLICANTS: Moon Jae-hwan; Kim Gyu-chul;

**CONTINUING DATA VERIFIED:
THIS APPLICATION IS A DIV OF 09/359,243 07/22/1999

BEST AVAILABLE COPY

** FOREIGN APPLICATIONS VERIFIED:
REPUBLIC OF KOREA 98-29525 07/22/1998

PG-PUB	DO NOT PUBLISH <input type="checkbox"/>	RESCIND <input type="checkbox"/>
Foreign priority claimed <input type="checkbox"/> yes <input type="checkbox"/> no		ATTORNEY DOCKET NO YPL-0005-D
35 USC 119 conditions met <input type="checkbox"/> yes <input type="checkbox"/> no		
Verified and Acknowledged Examiners's initials		
TITLE : Wiring structure of semiconductor device		

U.S. DEPT. OF COMM./PAT. & TM.-PTO-436L (Rev. 12-9

NOTICE OF ALLOWANCE MAILED		CLAIMS ALLOWED	
		Total Claims	Print Claim for O.G.
ISSUE FEE		DRAWING	
Amount Due	Date Paid	Sheets Drwg.	Figs. Drwg. Print Fig.
<input type="checkbox"/> TERMINAL DISCLAIMER		Primary Examiner	
		PREPARED FOR ISSUE	
		Applicati n Examiner	
WARNING: The information disclosed herein may be restricted. Unauthorized disclosure may be prohibited by the United States Code Title 35, Sections 122, 181 and 368, Possession outside the U.S. Patent & Trademark Office is restricted to authorized employees and contractors only.			

FILED WITH: ☐ DISK (CRF) ☐ CD-ROM
(Attached in pocket on right inside flap)